Artificial Neural Network Controller for Reducing the Total Harmonic Distortion (THD) in HVDC

Dr. Ali Nathem Hamoodi, Rasha Abdul-nafaa Mohammed

1Lect., Dept. of Technical Power Eng., Technical College-Mosul
2Asist. Lect., Dept. of Technical Power Eng., Technical College-Mosul

Abstract— A neural network based space vector modulation (SVM) of voltage source inverter is proposed. The voltage source converter (VSC) is highly used in high voltage direct current (HVDC) transmission so that a detailed analysis and transmission of this system is carried out. In addition, a non-linear neural network controller is proposed to control the space vector pulse width modulation (SVPWM) to reduce the total harmonic distortion (THD) of the converter (inverter) output voltage. The inverter output current is analyzed with two switching frequency 1050Hz and 1450Hz with and without proposed ANN controller. The results show a THD enhancement about 0.74 % for 1050Hz and 0.68 % for 1450Hz.

Keywords— HVDC, VSC, THD, SVPWM, ANN.

I. INTRODUCTION

An electronic converter is required to convert DC to AC energy. VSC is used to interconnect generation system with AC network. Now VSC is one of the best converter because it has modern power semiconductor advantages as Turn-off (GTO) and (IGBT) [1-2]. The flow control of active and reactive power flow is become more flexible today because of VSC-HVDC technology [3-6].

The basic VSC model is shown in figure,(1).

This paper describes neural network controller based on SVPWM implementation of a 12-pulse voltage-fed inverter. In the beginning, (SVPWM) for a 12-pulse inverter is reviewed briefly. The general expressions of time segments of inverter voltage vector for all the regions have been derived.

A basic 12-pulse VSC-HVDC system is comprised of two 6-pulse IGBT converter station built with VSC topologies as shown in figure,(2).

Fig.2: Series connection on DC sides

(SVPWM) has modern technology for voltage fed converter. It consider more improved as compared with PWM [7].

II. SVPWM TECHNIQUE.

SVPWM considered as best method for digital implementations where, switching frequency(2/3) [9,10]. The 6-switch three-phase voltage source inverter is shown in figure,3.
III. SWITCHING SEQUENCES.

In 3φ inverter, the outputted voltage vectors with six sectors as illustrated in figure 4. [11].

Fig. 4: Basic switching vectors and sectors.

Where,

\((2T_z)\): sampling time.

\(V^\ast\): command vector.

\(\alpha\): angle in each sector.

The eight switching sequences is shown in figure 5.

Fig. 5: Switching sequences.

The eight combination, voltage vectors, switching sequences, phase voltages and output line to line voltages is shown in Table 1.

Table 1: Voltage vectors, switching sequences, phase voltages and line-to-line voltages.

<table>
<thead>
<tr>
<th>Voltage Vectors</th>
<th>Switching Vectors</th>
<th>Line to neutral voltage</th>
<th>Line to line voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V_a)</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
</tr>
<tr>
<td>(V_b)</td>
<td>1 0 0</td>
<td>2/3 -1/3 -1/3</td>
<td>1 0 -1</td>
</tr>
<tr>
<td>(V_c)</td>
<td>0 1 1</td>
<td>-1/3 2/3 -1/3</td>
<td>1 0 1</td>
</tr>
<tr>
<td>(V_{ab})</td>
<td>0 1 1</td>
<td>-2/3 1/3 1/3</td>
<td>-1 1 0</td>
</tr>
<tr>
<td>(V_{bc})</td>
<td>0 0 1</td>
<td>-1/3 -1/3 2/3</td>
<td>0 -1 1</td>
</tr>
<tr>
<td>(V_{ac})</td>
<td>1 0 1</td>
<td>1/3 -2/3 1/3</td>
<td>1 -1 0</td>
</tr>
<tr>
<td>(V_{abc})</td>
<td>1 1 1</td>
<td>0 0 0</td>
<td>0 0 0</td>
</tr>
</tbody>
</table>

(Note that the respective voltage should be multiplied by \(V_{rc}\).)

IV. REALIZATION OF SVPWM.

In order to realize the SVPWM, three steps must be investigated.
a- Determining the voltages.
b- Determining time durations.
c- Determining the switching time.

a- Determining the voltages.

The voltages in a, b, c, frame is transformed to space vector voltage in d-q frame shown in figure 6.

Fig. 6: Space vector in (d,q) frame.

\[ V_d = \begin{bmatrix} \frac{1}{3} & -1 & -1 \\ 0 & \frac{1}{2} \sqrt{3} & \frac{1}{2} \sqrt{3} \end{bmatrix} \begin{bmatrix} V_d^* \\ V_q^* \end{bmatrix} \]  (1)

\[ |V^*| = \sqrt{V_d^2 + V_q^2} \]  (2)

\[ \alpha = \tan^{-1} \left( \frac{V_q}{V_d} \right) \]  (3)

\[ \omega t = 2\pi f t \]

where,

\( f_s = \text{switching frequency} \)

\( \alpha = \text{Vector angle} \)

\( V_d = \text{horizontal component} \)

\( V_q = \text{vertical component} \)

\( \overline{V^*} = \text{the vector of } V_{ref} \)

b- Determining time duration.

The terns router combination is depicted in figure 7.
The switching time duration at any sector is determined by the following equations:[12].

\[
\text{\( T_1 = \frac{\sqrt{3}}{Vdc} T_n \left( \sin\left(\frac{\pi}{3} - \alpha + \frac{n-1}{3} \pi\right) \right) \)}
\]

\[
= \frac{\sqrt{3}}{Vdc} T_n \left( \sin\frac{n}{3} \pi - \alpha \right)
\]

\[
= \frac{\sqrt{3}}{Vdc} T_n \left( \sin\frac{n}{3} \pi \cos\alpha - \cos\frac{n}{3} \pi \sin\alpha \right) \] ........(4)

\[
\text{\( T_2 = \frac{\sqrt{3}}{Vdc} T_n \left( \sin\left(\alpha - \frac{n-1}{3} \pi\right) \right) \)}
\]

\[
= \frac{\sqrt{3}}{Vdc} T_n \left( -\cos\alpha \sin\frac{n-1}{3} \pi + \sin\alpha \cos\frac{n-1}{3} \pi \right)
\]

\[
\] .......................................................... ......................................................... (5)

\[
\text{\( T_n = T_1 - (T_1 + T_2), \text{ (that is, Sector 1 to 6) \) } \] ...............(6)
\]

Where,

\( T_1, T_2 \text{ and } T_0 \): is the time duration for each sector.

\( T_2 \): is the sampling time (inverse of the switching frequency \( f_s \)).

\( c \): Determining the switching time of each transistor \((S_1 \text{ to } S_6)\). The switching times of the upper and lower transistors for each sector is shown in figure 8.

\[ Fig. 7: \text{ Reference vector combination.} \]

\[ Fig. 8: \text{ PWM patterns at each sector.} \]
V. SIMULATION WITHOUT ANN IMPLICATION VSI-HVDC BASED SVPWM.

Figure 9 presents Matlab/Simulink model of a 12-pluse VSI-HVDC based on SVPWM.

![MATLAB/SIMULINK model of a VSI-HVDC on SVPWM.](image)

The THD ratio of the line current for switching frequencies 1050Hz and 1450Hz is shown in figure 10.

![THD ratio of line current in time domain.](image)

(a) at switching frequency (1050Hz).
(b) at switching frequency (1450Hz).

The THD ratio of the line to line voltage at 1050Hz and 1450Hz switching frequency is shown in figure 11.

![THD ratio of line to line voltage in time domain.](image)

(a) at switching frequency (1050Hz).
(b) at switching frequency (1450Hz).

The THD ratio of the line current and line-line voltage shown in Table.2 are obtained directly by computer from figures 10 & 11.

<table>
<thead>
<tr>
<th>Switching frequency(Hz)</th>
<th>Line current THD value(%)</th>
<th>Line-line Voltage THD value(%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1050</td>
<td>17%</td>
<td>2.088%</td>
</tr>
<tr>
<td>1450</td>
<td>8.625%</td>
<td>1.323%</td>
</tr>
</tbody>
</table>
VI. TRAINING METHOD

In this paper, back propagation Levenberg-marquard (LM) algorithm is used for training converter because this method has many advantages and gives high response. Levenberg-marquard (LM) algorithm is used.

VII. ANN-BASED SVPW IMPLICATION.

A feed forward ANN mapping and its timing calculation, the turn-on time $T_{on}$ given as:[13].

\[
T_{on} = \frac{T_s}{2} + D \left[ \begin{array}{l}
\left( \sin \frac{\pi}{3} \cos \theta - \cos \frac{\pi}{3} \sin \alpha \right) \\
\left( \cos \theta \sin \frac{\pi}{3} - \sin \theta \cos \frac{\pi}{3} \right)
\end{array} \right] \text{Sector 1},
\]
\[
T_{on} = \frac{T_s}{2} + D \left[ \begin{array}{l}
\left( \sin \frac{\pi}{3} \cos \theta - \cos \frac{\pi}{3} \sin \alpha \right) \\
\left( \cos \theta \sin \frac{\pi}{3} - \sin \theta \cos \frac{\pi}{3} \right)
\end{array} \right] \text{Sector 2},
\]
\[
T_{on} = \frac{T_s}{2} - D \left[ \begin{array}{l}
\left( \sin \frac{\pi}{3} \cos \theta - \cos \frac{\pi}{3} \sin \alpha \right) \\
\left( \cos \theta \sin \frac{\pi}{3} - \sin \theta \cos \frac{\pi}{3} \right)
\end{array} \right] \text{Sector 3},
\]
\[
T_{on} = \frac{T_s}{2} + D \left[ \begin{array}{l}
\left( \sin \frac{\pi}{3} \cos \theta - \cos \frac{\pi}{3} \sin \alpha \right) \\
\left( \cos \theta \sin \frac{\pi}{3} - \sin \theta \cos \frac{\pi}{3} \right)
\end{array} \right] \text{Sector 4},
\]
\[
T_{on} = \frac{T_s}{2} - D \left[ \begin{array}{l}
\left( \sin \frac{\pi}{3} \cos \theta - \cos \frac{\pi}{3} \sin \alpha \right) \\
\left( \cos \theta \sin \frac{\pi}{3} - \sin \theta \cos \frac{\pi}{3} \right)
\end{array} \right] \text{Sector 5}.
\]

where,

\[ D = \sqrt{3} \times V_{ref} / V_{dc}. \]

Turn-off time is depicted as:

\[ T_{off} = 2T_s - T_{on} \] ............................... (8)

In general, from equation (12) can be written as:

\[ T_{on} = \frac{T_s}{2} + f(V^*) \cdot g(\alpha) \] ............................... (9)

where ,

\[ f(V^*) \] is the voltage amplitude scale factor.

And

\[ g(\alpha): \text{on pulse width.} \]

In the under modulation region, $f(V^*) = V^*$ as depicted in figure 12.

Fig.12: $f(V^*)-V^*$ relation in under modulation region

The pulse generated by ANN for sector one, $V^* = 360KV$ and $\theta = 40^\circ$ as taken from the inverter side, is shown in figure 13.
VIII. SUGGESTED TOPOLOGY OF ANN BASED CONTROLLER

The ANN suggested topology has two inputs (two neurons) in the input layer, one hidden layer (N- neurons) and three outputs (three neurons) in the output layer. The input layer simply acts as a fan-out input to the hidden layer where two neurons are used and the output layer has three neurons with a sigmoidal activation function and (N) inputs (N1 from the hidden layer and one constant bias).

The input layer of the proposed ANN controller shown in figure (14) has two input variables, the first is the \( V_{ref} \) vector and the second vector angle \( \alpha \). While, the output layer has two variables concerned with the on and off durations of the switching pulses. The error which represented by the target minus the actual the delta rule [9].

The THD ratio of line current and line to line voltage by using NN based SVPWM is shown in table .3.
Table 3: THD ratio of line current and line to line voltage by NN based SVPWM.

<table>
<thead>
<tr>
<th>Switching frequency (Hz)</th>
<th>Line current THD value (%)</th>
<th>Line -line Voltage THD value (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1050</td>
<td>4.308 %</td>
<td>0.4535 %</td>
</tr>
<tr>
<td>1450</td>
<td>2.744 %</td>
<td>0.4535 %</td>
</tr>
</tbody>
</table>

Figure. 15 represents the circuit diagram of VSI-HVDC using ANN based SVPWM.

![Circuit diagram of VSI-HVDC using ANN based SVPWM](image1)

Fig.15: Block diagram represents SVPWM based on ANN with Inverter bridge.

The THD ratio of the line current for switching frequencies 1050 Hz and 1450 Hz after applying NN is shown in figure 16.

![THD ratio of line current in time domain after applying NN based SVPWM](image2)

Fig.16: THD ratio of line current in time domain after applying NN based SVPWM.  
(a) at switching frequency (1050 Hz).  
(b) at switching frequency (1450 Hz).

The THD ratio of the line to line voltage for 1050 Hz and 1450 Hz switching frequencies after applying NN is shown in figure 17.

![THD ratio of line to line voltage in time domain after applying NN based SVPWM](image3)

Fig.17: THD ratio of line to line voltage in time domain after applying NN based SVPWM.  
(a) at switching frequency (1050 Hz).  
(b) at switching frequency (1450 Hz).

IX. CONCLUSION

When using the NN controller based SVPWM the THD value of line current and line to line voltage is improved as a percentage ratio by 74.65% and 78.28% respectively as compared with SVPWM at switching frequency 1050 Hz, and these value are improved as a percentage ratio by 68.1% and 65.72% respectively as compared with SVPWM and switching frequency 1450 Hz.

At switching frequency 1450 Hz the THD ratio is reduced as compared with the switching frequency 1050 Hz but the filter losses are increased.

REFERENCES


[12] "Pulse-WidthModulation(PWM)Technique" www2.ece.ohio-state.edu/ems/PowerConverter/lect25.ppt
