ijaers social
google plus

International Journal of Advanced Engineering, Management and Science

A Technical Review of Efficient and High Speed Adders for Vedic Multipliers

( Vol-2,Issue-6,June 2016 )

Author(s): Vishnu Prasad Patidar, Sourabh Sharma

Total View : 1007
Downloads : 164
Page No: 628-632
ijaems crossref doiDOI:




In the VLSI system design, the main regions of research are the reduced size & increase speed path logic systems. A fundamental requirement of high speed, addition and multiplication is always needed for the high performance digital processors. In the digital system, the speed of addition depend on the propagation of carry, which is generated successively, after the previous bit has been summed & carry is propagated, into the next location. There are numerous types of adders available likes Ripple Carry Adder, Carry Look Ahead Adder, Carry Save Adder, Carry Avoid Adder, and Carry Select Adder, which have their own benefits and drawbacks. With the advances technology, proposal of Carry select adder (CSA) which deals either of the high speed, low power consumption, regularity of layout a smaller amount area and compact VLSI design implementation. Researchers justify that Ripple Carry Adder had a lesser area but having lesser in speed, in comparing with Carry Select Adders are fastest speed but possess a larger area. The Carry Look Ahead Adder is in between the spectrum having proper trade-offs between time and area complexities.

Cite This Article:
Show All (MLA | APA | Chicago | Harvard | IEEE | Bibtex)