ijaers social
facebook
twitter
Blogger
google plus

International Journal of Advanced Engineering, Management and Science


High Performance Sense Amplifier based Flip Flop Design using GDI Technique

( Vol-3,Issue-4,April 2017 )

Author(s): Priyanka Sharma



Total View : 651
Downloads : 7
Page No: 350-354
ijaems crossref doiDOI: 10.24001/ijaems.3.4.11

Keywords:

CMOS digital integrated circuits, flip-flops, GDI Technique, latch topology, low power, Power-Delay product, memory elements, Dual edge triggered flip flops, sense-amplifier, Tanner EDA.

Abstract:

In this paper, a new approach is taken to design sense amplifier based flip-flop (SAFF) to improve performance of this device which is most frequency used in memory devices. With this, problem of cross coupled SR latch in existing SAFF (NAND latch) is removed. The new flip-flop uses a new output stage latch topology using GDI technique that significantly reduces power consumption and has improved power-delay product (PDP). Various topologies along with their layout simulations have been compared with respect to the number of devices, power consumption, power-delay product, temperature sustainability in order to prove the superiority of proposed design over existing conventional CMOS-NAND design. The simulation has been carried out on Tanner EDA tool on BSIM3v3 45nm technology.

Cite This Article:
Show All (MLA | APA | Chicago | Harvard | IEEE | Bibtex)
Share: